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Abstract—This paper proposes a zero-voltage and zero-
current switching (ZVZCS) DC/DC converter characterized by 
1) capacitive output and 2) input-series output-parallel (ISOP) 
structure for the high input voltage and high power 
applications. The proposed converter can reduce the circulating 
current and duty cycle loss in comparison with the conventional 
converter with the inductive output. More significantly, the 
proposed converter can also effectively reduce the ripple 
current on the secondary clamping capacitor. Therefore, the 
proposed converter can improve the reliability of the secondary 
clamping capacitor. The characteristics and performances of 
the proposed converter are analyzed in detail. Finally, the 
simulation results verify the proposed converter. 
Keywords—Capacitive output, input-series output-parallel 
(ISOP), ZVZCS DC/DC converter. 
I. INTRODUCTION 
The DC-DC converter is one of most important kinds of 
power electronics converters to adjust the voltage levels for 
DC applications [1-6]. Conventional DC/DC converters with 
the inductive output had been widely used due to simple 
realization of soft switching, compact circuit structure [7-9]. 
However, this converter has three major drawbacks: 1) narrow 
zero-voltage switching (ZVS) range for the lagging switches, 
which increases the power devices’ switching losses at the 
light load; 2) high circulating current during the free-wheeling 
time periods, especially for the large phase-shift angle, which 
increases the power devices’ conduction losses; and 3) high 
duty cycle loss, especially for the high primary current and 
low input voltage, which reduce the effective duty cycle. 
The zero-voltage and zero-current switching (ZVZCS) 
DC/DC converter is one of most attractive candidates to solve 
these problems. In the ZVZCS DC/DC converter, the leading 
and lagging switches can realize the ZVS and ZCS, 
respectively. In addition, the power devices of the output 
rectifier can also realize zero-current switching (ZCS). Many 
studies about the ZVZCS DC/DC converter have been done 
[10-19]. The ZVZCS DC/DC converters can be mainly 
classified into two types named primary reset [10-14], and 
secondary reset [15-19]. Table I shows the comparison results 
between the primary reset and secondary reset ZVZCS 
DC/DC converters. Base on the analysis results in Table I, the 
secondary reset ZVZCS DC/DC converter with only 
secondary clamping capacitor has the more compact circuit 
structure and is thus more suitable for the high power density 
applications. However, the high ripple current on the 
secondary clamping capacitor is one of most important 
limitations which leads it not being widely applied. 
In this paper, a ZVZCS DC/DC converter is proposed for 
the high input voltage and high power applications. The 
proposed converter is characterized by 1) capacitive output 
and 2) input-series output-parallel (ISOP) structure. In 
comparison with the conventional converter with the 
inductive output, the proposed converter can reduce the 
circulating current and duty cycle loss. More importantly, the 
proposed converter can also effectively reduce the ripple 
current flowing through the secondary clamping capacitor, 
which could thus improve the reliability of the secondary 
clamping capacitor. The characteristics and performances of 
the proposed converter are analyzed in detail. Finally, the 
simulation results are presented to verify the proposed 
converter. 
This paper is organized as follows. Section II introduces 
the circuit structure of the proposed converter and analyzes the 
operation principle of the proposed converter in detail. Section 
III analyzes the characteristics and performances of the 
proposed converter. Section IV presents the simulation results 
to verify the effectiveness and feasibility of the proposed 
converter. Finally, the main contributions of this paper are 
summarized in Section V. 
II. PROPOSED CONVERTER 
A. Circuit Structure 
Fig. 1 shows the circuit structure of the proposed 
converter. In Fig. 1, C1 and C2 are two input capacitors, which 
split the input voltage Vin into two voltages V1 and V2; S1 – S8 
are primary power switches; Tr1 and Tr2 are two isolated 
transformers; Lr1 is the leakage inductance of Tr1 plus the 
added transformers; Lr1 is the leakage inductance of Tr1 plus 
the added inductance in series with Tr1; Lr2 is the leakage 
inductance of Tr2 plus the added inductance in series with 
Tr2;Lm1 and Lm2 are magnetizing inductance of Tr1 and Tr2 
respectively; Dr1 – Dr8 are four output rectifier diodes; Co is 
the secondary clamping capacitor. 
 
Fig. 1. Circuit structure of proposed converter. 
 
TABLE I.  COMPARISON RESULTS BETWEEN PRIMARY AND SECONDARY RESET ZVZCS DC/DC CONVERTER 
 Method Merits Limitations 
Primary reset 
ZVZCS 
Adding extra power devices (diodes or 
power switches) and capacitor [8-10] 
Applicable of inductive output 
(low ripple current on the output 
filter capacitor) 
High cost 
Complex circuit structure 
Adding multi-port transformer [11], [12] Complex circuit structure 
Secondary reset 
ZVZCS 
Adding power devices and secondary 
clamping capacitor [13], [14] 
Simple implementation 
Simple circuit structure 
Hard switching of the secondary reset 
devices 
Only adding secondary clamping capacitor 
[15-17] 
High ripple current on the secondary 
clamping capacitor 
High capacitance of secondary clamping 
capacitor 
 
In Fig. 1, Vab and Vcd are two primary voltages; iLr1 and iLr2 
are the primary current on Lr1 and Lr2 respectively; iLm1 and 
iLm2 are the current on Lm1 and Lm2 respectively; ip1 and ip2 are 
the primary current of Tr1 and Tr2; iCo is the ripple current on 
Co; Vo and io are output voltage and output current. 
B. Operation Principle 
Before analyzing the operation principle of the proposed 
converter, some assumptions as below are made to simply the 
analysis. 
• The input capacitors C1 and C2 are large enough to be 
regarded as the voltage sources and C1 = C2 = Cin, V1 = 
V2 = Vin/2. 
• The parameters of two transformers Tr1 and Tr2 are 
identical, having same turns ratios n1 = n2 = n and same 
inductances Lr1 = Lr2 = Lr, Lm1 = Lm2 = Lm. 
• The secondary clamping capacitor Co is large enough 
to be regarded as a voltage source, which means output 
voltage Vo and output current io are constant. 
Fig. 2 shows the operation principle of the proposed 
converter. 
 
Fig. 2. Operation Principle of proposed converter. 
In Fig. 2, drv1 – drv8 are driving signals for primary power 
switches S1 – S8; Ts is one switching period; (S1, S2), (S3, S4), 
(S5, S6), and (S7, S8) are complementary switch pairs; α is the 
phase shift time of switch pairs (S1, S4), (S2, S3), (S5, S8), and 
(S6, S7); the phase shift time of switch pairs (S1, S5), (S2, S6), 
(S3, S7), and (S4, S8) are Ts/4. ILr_max and ILr_min are the 
maximum and minimum value of the currents iLr1, iLr2. 
Fig. 3 shows the equivalent operation circuits during the 
half switching period. 
Stage 0 [before t3] The switches S2, S3, S6, and S7 are all in 
on-state. The primary currents iLr1 and iLr2 both decreases 
linearly. The secondary currents is1 and is2 flow through Dr2, 
Dr3 and Dr6, Dr7 respectively to the secondary clamping 
capacitor and load. 
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(i) 
Fig. 3. Equivalent operation circuits. (a) [before t3]. (b) [t3 – t4]. (c) [t4 – t5]. 
(d) [t5 – t6]. (e) [t6 – t7]. (f) [t7 – t8]. (g) [t8 – t9]. (h) [t9 – t10]. (i). [t10 – t11]. 
Stage 1 [t3 – t4] At t3, the switch S2 is turned off, then the 
primary current iLr1 starts to increase linearly because the 
voltage on Lr1 is n*Vo. During this time period, the switch S1 
can be turned on with zero voltage. The secondary current is1 
still flows through Dr2 and Dr3 to the output. In addition, the 
switches S6 and S7 remains in on state, so the primary current 
iLr2 continues to decrease linearly because the voltage on Lr2 is 
-(Vin/2-n*Vo). The secondary current is2 flows through Dr6 and 
Dr7 to the output. The expressions of iLr1 and iLr2 can be 
obtained by (1) and (2). The expressions of iLm1 and iLm2 can 
be obtained by (3) and (4). 
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Stage 2 [t4 – t5] At t4, the primary current iLr1 increases to 
the value of the current on the magnetizing inductance iLm1. 
Then, Dr2 and Dr3 turn off with zero current and the primary 
voltage Vp1 become zero, so iLr1 and iLm1 become the same and 
kept at a constant value obtained by (5) during this time period. 
In addition, the primary current iLr2 decreases linearly during 
this time period. 
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Stage 3 [t5 – t6] At t5, the switch S3 is turned off with almost 
zero current because the magnetizing inductance Lm1 is 
relatively huge and the current on the magnetizing inductance 
iLm1 is very small. Then, iLr1, iLm1 both begin to increase 
linearly and Dr1, Dr4 conducts. Therefore, the secondary 
current is1 flows through Dr1 and Dr4. During this time period, 
the primary current iLr2 decreases linearly. 
1 1 5 5
/ 2
( ) ( )in o
Lr Lr
r
V n V
i i t t t
L
− ⋅
= + ⋅ −                     (6) 
Stage 4 [t6 – t7] At t6, the switch S4 is turned on. During 
this time period, the primary current iLr1 increases linearly and 
iLr2 decreases linearly. At t7, the primary current iLr2 reaches to 
its minimum value ILr1_min. 
Stage 5 [t7 – t8] At t7, the switch S6 is turned off, then the 
primary current iLr2 starts to increase linearly because the 
voltage on Lr2 is n*Vo. During this time period, the switch S5 
can be turned on with zero voltage. The secondary current is2 
flows through Dr6 and Dr7 to the secondary clamping capacitor 
Co and load. In addition, the switches S1 and S4 are both in on 
state and the primary current iLr1 increases linearly because the 
voltage on Lr2 is Vin/2+n*Vo. The secondary current is1 flows 
through Dr1 and Dr4 to the secondary clamping capacitor Co 
and load. 
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Stage 6 [t8 – t9] At t8, the primary current iLr2 increases to 
the value of current on the magnetizing inductance iLm2. Then, 
Dr6 and Dr7 turn off and the primary voltage Vp2 become zero, 
so the iLr2 and iLm2 become the same and kept at a constant 
value obtained by (8) during this time period. In addition, the 
primary current iLr1 increases linearly during this time period. 
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Stage 7 [t9 – t10] At t9, the switch S7 is turned off with 
almost zero current because the magnetizing inductance Lm2 is 
relatively huge and current on the magnetizing inductance iLm2 
is very small. Then, iLr2 and iLm2 both begin to increase linearly 
and Dr5, Dr8 conduct. Therefore, the secondary current is2 
flows through Dr5 and Dr8. During this time period, the 
primary current iLr1 still increases linearly. 
Stage 8 [t10 – t11] At t11, the switch S1 is turned on. During 
this time period, the primary currents iLr1 and iLr2 both 
increases linearly. At t11, the primary current iLr1 reaches to its 
maximum value. 
At t11, the next half switching period [t3 – t11] starts, the 
analysis of [t3 – t11] is similar to that of the first half switching 
period [t11 – t19], which thus does not repeat here. 
III. CHARACTERISTICS AND PERFORMANCES 
A. Ouput Characteristic 
Three time periods in Fig. 2 are defined by (9), (10), and 
(11), respectively. 
1 4 3
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2 5 4
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3 11 5
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The following seven equations (12) – (19) can be obtained, 
in which fs is the switching frequency of the primary power 
switches. 
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Therefore, based on (12) – (19), the output voltage Vo can 
be obtained by (20). 
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B. Soft Switching Perforamnces 
For the leading switches S1, S2, S5, and S6, ZVS can be 
realized. 
In the practical applications, the magnetizing inductance 
of the transformer is normally much larger than that of the 
leakage inductance plus added inductance, which means that 
the turn-off current of lagging switches would be very small. 
Therefore, the lagging switches S3, S4, S7, and S8 can realize 
the ZCS. 
C. Ripple currents on Secondary Clamping Capacitor 
In Fig. 1, the ripple current on the secondary clamping 
capacitor ico can be expressed by (21) according to the 
Kirchhoff's Current Law (KCL). 
1 1Co s s o
i i i i= + −                                  (21) 
Figs. 4(a) and 4(b) shows the secondary currents (is1, is2), 
ripple current on the secondary clamping capacitor ico, and 
output current io without and with the interleaving strategy 
respectively. From Fig. 4, it can be observed the ripple current 
on the secondary clamping capacitor can be highly reduced by 
using the ISOP circuit structure with the interleaving strategy 
in comparison with that without interleaving strategy. 
According to Fig. 4, |is1|, |is2|, and io can be obtained by (22), 
(23), and (24), respectively. 
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i t P V=                              (24) 
According to (22) – (24), the root mean square (RMS) 
value of iCo_rms can be obtained by (25) in Appendix. 
 
(a) 
 
(b) 
Fig. 4. Operation waveforms of is1, is2, ico, and io. (a) w/o interleaving  
strategy. (b) w/ interleaving strategy. 
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IV. SIMULATION VERIFICATION 
In order to verify the proposed converter, a simulation 
model is established in PLECS. After changing the capacitive 
output to the inductive output in the proposed converter, the 
proposed converter with the inductive output is similar to the 
conventional converter with the inductive output. Therefore, 
the proposed converter with the inductive output is also 
established in PLECS for comparison. Table II shows the 
circuit parameters of the established two simulation models. 
TABLE II.  CIRCUIT PARAMETERS OF SIMULATION MODELS 
Description Parameter 
Inductive 
output 
Capacitive 
output 
Input voltage (V) 550 
Output voltage (V) 50 
Output power (W) 1500 
Input capacitors C1 and C2 (uF) 470 
Switching frequency fs (kHz) 50 
Magnetizing inductance Lm infinity 
Turns ratios of Tr1 and Tr2 3.8 : 1 5.2 : 1 
Leakage inductance Lr (uH) plus 
added inductance if needed 
70 20 
Secondary clamping inductors (uH) 100 / 
Secondary clamping capacitor Co (uF) / 100 
Note: Under the inductive output, the value of leakage inductance plus added 
inductance is selected according to the requirement of realizing ZVS of 
lagging switches above 16% of the output power and used parasitic parameter 
of power switch for calculation is from the datasheet of SPW47N60C3. 
Fig. 5 shows the simulation results about Vab, Vcd, Vp1, Vp2, 
iLr1, iLr2, is1, is2, Vo, and io with the inductive output and 
capacitive output, respectively. From Fig. 5, it can be observed 
that 1) with the inductive output, the time periods of the 
circulating current and duty cycle loss are large as marked by 
green and red color in Fig. 5(a). 2) With the capacitive output, 
the time periods of the circulating current are small as marked 
by green color in Fig. 5(a) and there is no duty cycle loss. 
Table III shows the comparison results about the currents 
on the primary power switches, transformers, and rectifier 
diodes between the inductive output and capacitive output. 
From Table III, it can be seen that the RMS value of the 
currents on S1 – S8 when using the capacitive output is smaller 
than that when using the inductive output, which means that 
the conduction loss of primary power switches would be 
smaller when using the capacitive output. 
 
(a) 
 
(b) 
Fig. 5. Simulation results including Vab, Vcd, Vp1, Vp2, iLr1, iLr2, is1, is2, Vo, and 
io (Po = 1500 W) (a) Inductive output (α=1.05 us). (b) Capacitive output 
(α=1us). 
TABLE III.  COMPARISON RESULTS ABOUT COMPONENTS’ CURRENTS 
Inductive 
output 
Capacitive 
output 
RMS current on S1 - S8 (A) 2.608 2.464
RMS current on Tr1 and Tr2 (A) 3.69 3.484
Average current on Dr1 - Dr4 (A) 7.498 7.49
 
Figs. 6(a) and 6(b) show the simulation results about the 
ripple current on the secondary clamping capacitor iCo without 
and with the interleaving strategy respectively. In Fig. 6, the 
RMS value of iCo without and with the interleaving strategy 
are 19.74 A and 9.38 A respectively, which verifies that the 
proposed converter can effectively reduce the ripple current 
on the secondary clamping capacitor. 
  
(a)                                                        (b) 
Fig. 6. Simulation results including is1, is2, io, and iCo (Vin = 550 V, Vo = 50 
V, and Po = 1500 W). (a) w/o interleaving strategy. (b) w/ interleaving 
strategy. 
V. CONCLUSION 
This paper proposes a ZVZCS DC/DC converter featuring 
with 1) capacitive output and 2) input-series output-parallel 
structure for the high input voltage and high power 
applications. The advantages of the proposed converter 
include 1) reduce the circulating current and duty cycle loss 
when comparing with the conventional converter with the 
inductive output and 2) reduce the ripple current flowing 
through the secondary clamping capacitor. Therefore, the 
proposed converter can not only increase the converter’s 
efficiency, but also improve the reliability of the secondary 
clamping capacitor. Finally, the simulation results verify the 
proposed converter. 
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APPENDIX 
The RMS value of iCo_rms when 2 0tΔ ≥  and 4
s
Tα ≤  can be obtained by (25). 
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